Reduction of I/O power using energy efficient HSTL I/o standard in vedic multiplier on FPGA - CURIN

X

Reduction of I/O power using energy efficient HSTL I/o standard in vedic multiplier on FPGA