Power Optimization in VLSI Interconnects Using Adaptive Transition Reduction Encoding