Low power high performance ROM Design on FPGA Using LVDCI I/O standard