Energy efficient counter design using voltage scaling on FPGA