HSTL based low power thermal aware adder design on 65nm FPGA