

(12) PATENT APPLICATION PUBLICATION

(21) Application No.202411062565 A

(19) INDIA

(22) Date of filing of Application :19/08/2024

(43) Publication Date : 30/08/2024

(54) Title of the invention : A SHIFT REGISTER SYSTEM

(51) International classification :G11C0019280000, G09G0003360000, H03K0019200000, G06F0009445000, H04M0001020000

(86) International Application No :NA  
Filing Date :NA

(87) International Publication No : NA

(61) Patent of Addition to Application Number :NA  
Filing Date :NA

(62) Divisional to Application Number :NA  
Filing Date :NA

(71)Name of Applicant :  
**1)Chitkara University**  
 Address of Applicant :Chitkara University, Chandigarh - Patiala National Highway, Village Jhansla, Rajpura, Punjab - 140401, India. Patiala -----  
 ----  
**2)Chitkara Innovation Incubator Foundation**  
**Name of Applicant : NA**  
**Address of Applicant : NA**

(72)Name of Inventor :  
**1)BATT, Suhaib Ahmed**  
 Address of Applicant :Chitkara University Institute of Engineering and Technology, Chitkara University, Chandigarh - Patiala National Highway, Village Jhansla, Rajpura, Punjab - 140401, India. Patiala -----

(57) Abstract :

The present disclosure relates to a shift register system (200). The system comprises one or more configurable circuits configured with the shift register system for performing operations based on a data configuration. The system also includes one or more flip flops configured to shift data received through the data configuration based on a clock signal. The system provides a 3-input majority voter (3MV) gate configured with one or more flip flops for receiving an input signal and latching a signal associated with an input signal to the port of one or more flip flops when the clock signal of a predetermined logic is detected. The system provides an output signal associated with the output port of the one or more flip flops when the clock signal of the predetermined logic is detected.

No. of Pages : 20 No. of Claims : 10