(12) PATENT APPLICATION PUBLICATION

(19) INDIA

(22) Date of filing of Application :29/09/2023

(43) Publication Date : 20/10/2023

(54) Title of the invention : A SYSTEM AND METHOD FOR MULTI-PARTY DATA FUNCTION COMPUTING USING DISCRIMINATIVE DIMENSIONALITY-REDUCING MAPPINGS

51) International classification:G06K0009620000, A61B0005000000, H04L0009000000, G06F0021620000, G06F000830000086) International Application No Filing Date:NA87) International Publication No 61) Patent of Addition Filing Date:NA61) Patent of Addition Filing Date:NA62) Divisional to Filing Date:NA62) Divisional to Filing Date:NA63) Patent of Number Filing Date:NA64) Patent of Addition Filing Date:NA65) Divisional to Filing Date:NA66) Divisional to Filing Date:NA67) Divisional to Filing Date:NA68) Divisional to Filing Date:NA69) Divisional to Filing Date:NA60) Divisional to Filing Date:NA61) Patent of Number Filing Date:NA61) Patent of Number Filing Date:NA62) Divisional to Filing Date:NA63) Patent of Number Filing Date:NA64) Patent of Number Filing Date:NA65) Patent of Number Filing Date:NA66) Patent of Number Filing Date:NA67) Patent of Patent of Number Filing Date:NA68) Patent of Pate	 (71)Name of Applicant : 1)Chitkara University Address of Applicant :Chitkara University, Chandigarh-Patiala National Highway, Village Jhansla, Rajpura, Punjab - 140401, India. Patiala
---	--

(57) Abstract :

Embodiments of the present disclosure relates to a system (100) and method (300) for multi-party data function computation using discriminative dimensionality-reducing mappings that preserve the privacy of input data while enabling computation of desired functions. In an aspect, the system comprises a processor (202) coupled to a memory (204). The memory (204) stores processor-executable instructions. The processor (202) is configured to receive pre-processed data from a plurality of parties. Further, the processor (202) is configured to apply discriminative dimensionality-reducing mappings to the pre-processed data to obtain a lower-dimensional representation of the data. Next, the processor (202) is configured to compute a function on the obtained lower-dimensional representation of the data. In the end, the processor (202) is configured to output a result of the computed function.

No. of Pages : 25 No. of Claims : 10