(12) PATENT APPLICATION PUBLICATION

(19) INDIA

(22) Date of filing of Application :29/09/2023

(43) Publication Date : 20/10/2023

(54) Title of the invention : METHOD AND APPARATUS FOR IMPLEMENTING A REDUNDANT ETHERNET RING TOPOLOGY USING SYSTEM ON CHIP INTEGRATED CIRCUITS

 (51) International classification (86) International Application No Filing Date (87) International Publication No (61) Patent of Addition to Application Number Filing Date (62) Divisional to Application Number Filing Date (62) Divisional to Application Number Filing Date 	:H04L0012437000, H04L0045280000, H04L0012420000, H04L0045000000, H04L0012460000 :NA :NA :NA :NA :NA :NA :NA :NA	 (71)Name of Applicant : 1)Chitkara University Address of Applicant :Chitkara University, Chandigarh-Patiala National Highway, Village Jhansla, Rajpura, Punjab - 140401, India. Patiala
--	---	---

(57) Abstract :

A method and apparatus for implementing a redundant Ethernet ring topology utilizing System on Chip (SoC) integrated circuits [101] is disclosed. The method involves configuring the SoC integrated circuits [101] to form a closed ring topology, transmitting data within this topology [102] in a unidirectional manner, and dynamically rerouting data [104] in case of link failures. Link failures are detected through embedded link detection modules [103]. On activation, self-testing mechanisms within the SoC integrated circuits [106] validate link statuses and network configurations. Quality of Service (QoS) mechanisms [105] prioritize data transmissions based on criticality. The apparatus includes multiple SoC integrated circuits [101] with inherent link detection [103], dynamic rerouting [104], and QoS modules [105]. Additionally, network devices [107] interface with the ring topology, and a management system [108] oversees network operations. This architecture offers a resilient Ethernet network with efficient data management and prioritization.

No. of Pages : 23 No. of Claims : 10