(21) Application No.202311053883 A

(19) INDIA

(22) Date of filing of Application: 11/08/2023 (43) Publication Date: 08/09/2023

(54) Title of the invention: MULTI-LAYERED STRUCTURE ON A SUBSTRATE

:H01L0029786000, H01L0029490000, (51) International H01L0027120000, B82Y0025000000, classification H01J0003020000 (86) International :NA Application No :NA Filing Date (87) International : NA **Publication No** (61) Patent of Addition :NA to Application Number :NA

:NA

:NA

(71)Name of Applicant: 1)Chitkara University

Address of Applicant: Chitkara University, Chandigarh-Patiala National Highway, Village Jhansla, Rajpura, Punjab - 140401, India, Patiala -----

2) Bluest Mettle Solutions Private Limited

Name of Applicant: NA Address of Applicant: NA (72)Name of Inventor:

1)MISHRA, Rahul

Address of Applicant :ODC-4, Panchshil Tech Park, inside Courtyard by Marriott premises, Hinjewadi Phase - 1, Pune -411057, Maharashtra, India. Pune -----

2)PANDEY, Sakshi

Address of Applicant :ODC-4, Panchshil Tech Park, inside Courtyard by Marriott premises, Hinjewadi Phase - 1, Pune -411057, Maharashtra, India. Pune ------

3)PANDA, Surya Narayan

Address of Applicant : Chitkara University, Chandigarh-Patiala National Highway, Village Jhansla, Rajpura, Punjab - 140401, India Patiala -----

(57) Abstract:

Filing Date

Application Number

Filing Date

(62) Divisional to

The present invention discloses a multi-layered structure (100) for an electronic device. The multi-layered structure (100) includes a substrate (102), a first sandwich layer (104), and a second sandwich layered (110). The first sandwich layer (10) is deposited over the substrate (102), and the first sandwich layer (104) includes a first insulating layer (106) deposited between a first (108-1) and a second conductive layer (108-2). Further, the second sandwich layer (110) is deposited over the first sandwich layer (104), and the second sandwich layer (110) includes a second insulating layer (112) deposited between a first (114-1) and a second semiconductor layer (114-2). Furthermore, the first insulating layer (104) is configured to prevent short circuits between the first (108-1) and second conductive layers (108-1), and the first (114-1) and second semiconductor layers (114-2) are configured to create an active layer for the electronic device.

No. of Pages: 17 No. of Claims: 10