(19) INDIA

(22) Date of filing of Application :21/11/2022 (43) Publication Date : 09/06/2023

(54) Title of the invention: SAFEGUARDING A DIGITAL CIRCUIT AGAINST GLITCH

(51) International classification :H03K0019018500, H01R0012730000, G06F0021550000, H04L0069329000, H03K0007080000

:NA

(86) International
Application No
Filing Date
(07) International
:NA

(87) International
Publication No
(61) Proceedings See 1117

(61) Patent of Addition: NA
to Application Number
Filing Date
(62) Divisional to
Application Number

Filing Date

(71)Name of Applicant:

1)Chitkara University

Address of Applicant: Chitkara University, Chandigarh-Patiala National Highway, Village Jhansla, Rajpura, Punjab - 140401, India. Patiala ------

2) Chitkara Innovation Incubator Foundation

Name of Applicant: NA Address of Applicant: NA (72)Name of Inventor: 1)KAUR, Shaminder

Address of Applicant: Department of Electronics and Communication Engineering, Chitkara University Institute of Engineering and Technology, Chitkara University, Chandigarh-Patiala National Highway, Village Jhansla, Rajpura, Punjab - 140401, India. Patiala -----------

2)KAUR, Harsimran Jit

Address of Applicant :Department of Electronics and Communication Engineering, Chitkara University Institute of Engineering and Technology, Chitkara University, Chandigarh-Patiala National Highway, Village Jhansla, Rajpura, Punjab - 140401, India. Patiala ----------

(57) Abstract:

The present disclosure discloses a system 100 and a method 400 to detect a glitch present in a digital circuit includes a pulse-width modulator 102 in the digital circuit, a switch circuit 104 to connect the circuit to a DC power supply 106, and a detector circuit 108. The digital circuit is configured to execute one or more functions including detecting a positive as well as a negative peak in the internal voltage and resetting the system 100 and preventing damage to the digital circuit after comparing the faulty output with the standard output.

No. of Pages: 15 No. of Claims: 10