(19) INDIA

(22) Date of filing of Application :28/10/2014 (43) Publication Date : 03/06/2016

(54) Title of the invention: GPHL IO STANDARDS BASED ENERGY EFFICIENT VEDIC MULTIPLIER DESIGN ON FPGA

(51) International alocalisation	:G06F	(71)Name of Applicant :
(51) International classification	7/00	1)CHITKARA UNIVERSITY
(31) Priority Document No	:NA	Address of Applicant :CHITKARA UNIVERSITY
(32) Priority Date	:NA	Chandigarh-Patiala National Highway(NH-64) Tehsil Rajpura,
(33) Name of priority country	:NA	Distt. Patiala Punjab India Punjab India
(86) International Application No	:NA	(72)Name of Inventor:
Filing Date	:NA	1)PANDEY BISHWAJEET
(87) International Publication No	: NA	2)GOSWAMI KAVITA
(61) Patent of Addition to Application Number	:NA	
Filing Date	:NA	
(62) Divisional to Application Number	:NA	
Filing Date	:NA	

(57) Abstract:

In the present invention, the inventors have integrated the expertise of electronics researcher and Arithmetic Logic Unit to develop low cost, low power and secure hardware based Vedic Multiplier design for applications like Digital Signal processing. The Vedic multiplier is designed on the basis of Urdhva Tiryagbhyam sutra of Vedic mathematics. In order to make Vedic multiplier time efficient, speedy and having lesser area, are implemented in Arithmetic and Logical Units replacing the traditional multipliers and squares based on array and Booth multiplication. In order to make them energy efficient, techniques like voltage scaling, thermal scaling and process variation have been used for LVTTL, PCI, GTL and HSUL IO standards for energy efficient Vedic multiplier.

No. of Pages: 29 No. of Claims: 8