(19) INDIA

(22) Date of filing of Application :09/05/2020 (43) Publication Date : 12/11/2021

(54) Title of the invention: HIGHLY LINEAR PSEUDO-RESISTIVE ELEMENT

(51) International classification	:H03K0019003000, H01L0029786000, H01L0029780000, H03K0017160000, A61F0007000000	(71)Name of Applicant: 1)Chitkara Innovation Incubator Foundation Address of Applicant: SCO: 160-161, Sector - 9c, Madhya Marg, Chandigarh- 160009, India. Chandigarh India (72)Name of Inventor:
(31) Priority Document No	:NA	1)SHARMA, Kulbhushan
(32) Priority Date	:NA	2)SHARMA, Rajnish
(33) Name of priority country	:NA	
(86) International Application No	:NA	
Filing Date	:NA	
(87) International Publication No	: NA	
(61) Patent of Addition to Application Number Filing Date	:NA :NA	
(62) Divisional to Application Number	:NA	
Filing Date	:NA	

(57) Abstract:

The present disclosure provides a pseudo-resistive element 100, which can provide a highly linear characteristic over a wide range of voltage. The pseudo-resistive element 100 include one or more Metal Oxide Semiconductor transistors configured and coupled to each other in a pre-determined way. A biasing voltage is applied to facilitate operation of the pseudo-resistive element 100. The pseudo-resistive element 100 is capable of providing enhanced performance against Process Voltage and Temperature (PVT) variations.

No. of Pages: 17 No. of Claims: 10