Timing constraints-based high-performance DES design and implementation on 28-nm FPGA