HSTL I/O standard based environment friendly energy efficient ROM Design on FPGA