Area and power analysis of adiabatic 2??1 multiplexer design on 65nm CMOS technology